JPS6238858B2 - - Google Patents
Info
- Publication number
- JPS6238858B2 JPS6238858B2 JP52011959A JP1195977A JPS6238858B2 JP S6238858 B2 JPS6238858 B2 JP S6238858B2 JP 52011959 A JP52011959 A JP 52011959A JP 1195977 A JP1195977 A JP 1195977A JP S6238858 B2 JPS6238858 B2 JP S6238858B2
- Authority
- JP
- Japan
- Prior art keywords
- array
- logic
- lines
- diodes
- outputs
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Read Only Memory (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1195977A JPS5396781A (en) | 1977-02-04 | 1977-02-04 | Integrated circuit device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1195977A JPS5396781A (en) | 1977-02-04 | 1977-02-04 | Integrated circuit device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5396781A JPS5396781A (en) | 1978-08-24 |
JPS6238858B2 true JPS6238858B2 (en]) | 1987-08-20 |
Family
ID=11792145
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1195977A Granted JPS5396781A (en) | 1977-02-04 | 1977-02-04 | Integrated circuit device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5396781A (en]) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63154429U (en]) * | 1987-03-30 | 1988-10-11 |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4377849A (en) * | 1980-12-29 | 1983-03-22 | International Business Machines Corporation | Macro assembler process for automated circuit design |
DE3611557A1 (de) * | 1986-04-07 | 1987-10-29 | Nixdorf Computer Ag | In integrierter technik hergestellter logik-array-baustein zur erstellung integrierter schaltungen |
JP2667108B2 (ja) * | 1993-11-01 | 1997-10-27 | 株式会社東芝 | 半導体集積回路 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3987287A (en) * | 1974-12-30 | 1976-10-19 | International Business Machines Corporation | High density logic array |
-
1977
- 1977-02-04 JP JP1195977A patent/JPS5396781A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63154429U (en]) * | 1987-03-30 | 1988-10-11 |
Also Published As
Publication number | Publication date |
---|---|
JPS5396781A (en) | 1978-08-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2723926B2 (ja) | プログラマブル・ロジツク・デバイス | |
US5432708A (en) | Multichip module integrated circuit device having maximum input/output capability | |
US5612633A (en) | Circuit for simultaneously inputting and outputting signals on a single wire | |
US6507217B2 (en) | Architecture and interconnect scheme for programmable logic circuits | |
JPH0254668B2 (en]) | ||
JPH09261040A (ja) | プログラム可能論理装置 | |
JP3441948B2 (ja) | 半導体集積回路におけるクロック分配回路 | |
KR950002050A (ko) | 반도체 집적회로장치 및 그 제조방법 | |
JPS6142934A (ja) | 試験回路を有する半導体集積回路 | |
JPH0586091B2 (en]) | ||
JPH0191525A (ja) | プログラマブル論理素子 | |
JPS6238858B2 (en]) | ||
US4648058A (en) | Look-ahead rounding circuit | |
JPS61239492A (ja) | レジスタ回路及びその集積回路 | |
JPH09185641A (ja) | 標準セルの配置設計法 | |
JPS6290948A (ja) | 半導体集積回路装置 | |
JPH063839B2 (ja) | 半導体集積回路装置 | |
JP2534652B2 (ja) | 半導体集積回路 | |
JPH03204959A (ja) | 半導体集積回路装置 | |
JP3074710B2 (ja) | 半導体集積回路装置 | |
JP2002217709A (ja) | プログラマブル論理回路 | |
Terrill | A novel 2-sided multi-chip-module used to create a 50,000 gate programmable logic device | |
JPH0750741B2 (ja) | 半導体集積回路 | |
JPS6374322A (ja) | アナログ・デイジタル変換回路 | |
JP2772696B2 (ja) | 半導体集積回路装置 |